多核共享缓存下的编程优化和正确性 Program Behavior in Shared Cache: Performance and Correctness

程序局部性优化的概述和举例

Introduction to Locality Optimization

丁晨 Chen Ding

美国纽约州私立罗切斯特大学

- 计算机科学系教授
- Professor

University of Rochester

2014 DragonStar Course at University of Science and Technology of China

RICE UNIVERSITY

Improving Effective Bandwidth through Compiler Enhancement of Global and Dynamic Cache Reuse

by Chen Ding

A Thesis Submitted in Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy

January 14, 2000



Ken Kennedy thesis advisor













More on Fusion

- Features of single-level fusion
 - reuse based
 - shape independent
- Multi-level fusion
- gives priority to fusion at outer levels
- \cdot Optimal fusion
 - hyper-graph formulation of data sharing
 - an NP-hard problem



Other Fusion Studies	
• Early fusion studies	
- first uses [Wolfe UIUC'82, Allen & Kennedy IEEE TC'86]	
- complexity [Kennedy&McKinley Rice'93, Darte PACT'99]	
- heuristics [Gao+ LCPC'92, Kennedy ICS'01]	
 implementation [McKinley+ TOPLAS'96, Manjikian&Abdelrahman 97, Lim + PPoPP'01] 	Data Regrouping
- array contraction [Gao+ LCPC'92, Lim+ PPoPP'01, Song+ ICS'01]	
 Aggressive loop blocking/tiling 	[Ding&Konnody CDC'00 IDDDS'01
 shackling and slicing [Kodukula+ PLDI'97, Pugh&Rosser LCPC'99, Yi+ PLDI'00] 	JPDC'04]
- time skewing [Song PLDI'99, Wonnacott IPDPS'00]	
• Recent work	
- manual fusion in C programs [Pingali+ ICS'02]	
 reuse-based fusion and array contraction in Intel Itanium compiler [Ng+ PACT'03] 	
 12% average improvement for SPEC2K fp 	
 compiler fusion of loops containing array indirection [Strout+ PLDI'03] 	

Da	ita	Re	gro	upi	ng

Cache-block utilization

- high-end machines use large cache blocks
- use one integer in a 64-byte cache block
 - 1/16 utilization of transfer bandwidth
 - 1/16 utilization of cache space
- Data regrouping
 - group "useful" data into the same cache block
 - group two arrays if and only if they are always accessed together
- Basic questions
 - what does "usefulness" mean in general?
 - can we regroup data across array and object boundary?
 - can we regroup data during execution?
- Systematic study on Thursday

Magi

- 26 attributes belong to 6 reference affinity groups

Computation phases	Arrays accessed
Constructing neighbor list	position
Smoothing attributes	<pre>position, velocity, heat, derivative, viscosity</pre>
Hydrodynamics 1	density, momentum
Hydrodynamics 2	momentum, volume, energy, cumulative totals
Stress 1	volume, energy, strength, cumulative totals
Stress 2	density, strength



main steps	sub-steps	example techniques (* studied in my work)
temporal	global (multi-loop)	*loop fusion
reuse	local (single loop)	blocking, register allocation
	dynamic	*dynamic partitioning
spatial	global (inter-array)	*inter-array data regrouping
reuse	local (intra-array)	loop permutation, array reshaping combined schemes
	dynamic	*dynamic data packing
	cache interference	padding
latency tolerance	local (single loop)	data prefetching, instruction scheduling
program	global	*balance model
tuning & scheduling	(whole program)	*bandwidth-based perf. tuning & prediction

programs	L2 n	nisses		TLB m	isses		Speedup
	NoOpt	SGI	New	NoOpt	SGI	New	over SGI
Swim	1.00	1.10	0.94	1.00	1.60	1.05	1.14
Tomcatv	1.00	0.49	0.39	1.00	0.010	0.010	1.17
ADI	1.00	0.94	0.53	1.00	0.011	0.005	2.33
NAS/SP	1.00	1.00	0.49	1.00	1.09	0.67	1.49
Average	1.00	0.88	0.59	1.00	0.68	0.43	1.52
Moldyn	1.00	0.99	0.19	1.00	0.77	0.10	3.02
Mesh	1.00	1.34	0.39	1.00	0.57	0.57	1.20
Magi	1.00	1.25	0.76	1.00	1.00	0.36	1.47
NAS/CG	1.00	0.95	0.15	1.00	0.97	0.03	4.36
Average	1.00	1.13	0.37	1.00	0.83	0.27	2.51



	Summary	
• Global transforma	tions	
 Combining both scale 	computation and data r	eordering at a large
• Dynamic transform	mations	
- Combining comp transformation	ile-time and run-time a	nalysis and
• Compiling for loca	lity	
- splits and regro - for the whole p	oups global computation program and at all times	and data



Qing Yi Assist. Prof., U. Texas San Antonio Ph.D. Rice 2002 M.S. ICS 1995 B.S. Shandong U.

Transforming Loops to Recursion for Multi-Level Memory Hierarchies

Qing Yi', Vikram Adve* and Ken Kennedy'

' Rice University *University of Illinois, Urbana-Champaign

Computation Regrouping: Restructuring Programs for Temporal Data Cache Locality



Venkata K. Pingali Sally A. McKee Wilson C. Hsieh John B. Carter

School of Computer Science University of Utah Best student paper, ICS 2002

26



Application Analysis

- Bad memory behavior
 - Working set larger than L2
 - Data dependent accesses

Benchmark	Source	Domain	Access Characteristics
R-TREE	DARPA	Databases	Pointer Chasing
RAY TRACE	DARPA	Graphics	Pointer Chasing + Strided Accesses
CUDD	U. of Colorado	CAD	Pointer Chasing
EM3D	Public domain	Scientific	Indirect Accesses + Pointer Chasing
IRREG	Public Domain	Scientific	Indirect Accesses
HEALTH	Public Domain	Simulator	Pointer Chasing
FFTW	DARPA/MIT	Signal Processing	Strided Accesses

Related Work

- Compiler approaches
 - Loop, data and integrated restructuring: Tiling, permutation, fusion, fission [CarrMckinley94]
 - multi-level fusion [DingKennedyo1], Compile-time resolution[Rogers89]
- Prefetching
 - Hardware or software based, simple, efficient models: Jump pointers, prefetch arrays[Karlsson00], dependence-based [Roth98]
- Cache-conscious, application-level approaches
 - Algorithmic changes: Sorting [Lamarca96], query processing, matrix multiplication
 - Data structure modifications: Clustering, coloring, compression [Chilimbi99]
 - Cohort Scheduling [Larus02]

Computation Regrouping

- Idea: compute when the data is available in the cache
 - Spend extra computation to achieve this: **computation is cheap**
- Logical operations
 - Short streams of independent computation performing unit task
 - Examples: R-Tree query, FFTW column walk, Processing one ray in Ray Trace
- Application-dependent optimization
 - Techniques: deferred execution, early execution, filtered execution, computation merging

- Preliminary performance improvements encouraging
 - Range from 1.26 to 3.03, modest code changes











Summary

- Regrouping exploits (1) low cost of computation (2) application-level parallelism
- Improves temporal locality
- Changes small compared to overall code size
- Hand-optimized applications show good performance improvements



Sally McKee Cornell University

新问题 共享敏感的优化

Latency (in secs)

512

256

针对共享缓存的程序改进?











Implementation in Open64 Compiler
• A cache cost function
• Stample: matrix multiplication
• Footpriti

$$F_i = 8 * (N * B_k + B_j * B_k + N * B_j)$$

 $F_j = 8 * (B_k + B_j * B_k + N * B_j)$
 $F_j = 8 * (B_k + B_j * B_k + B_j)$
• Cache misses caused by inclusion victim
 $IV_j = \frac{F_i}{scsz/\gamma} * reuse_j$
• gibte defensiveness parameter

Defensiveness and Politeness

- Defensive tiling generates code that is less *sensitive* to cache interference
- *Politeness:* how intrusive the transformed program is
 - Static politeness analysis
 - A Higher Order Theory of Locality [Xiang et al. ASPLOS'13]

55

Table 1. Reuse Distance as a Function of the Loop Bounds

Loop	Array	Reuse Distance (Bytes)
k	C[i][j]	8×3
j	A[i][k]	$8 \times 1 + 8 \times B_k + 8 \times B_k$
i	B[k][j]	$8 \times B_j + 8 \times B_k + 8 \times B_k \times B_j$
kk	C[i][j]	$8 \times N \times B_j + 8 \times N \times B_k + 8 \times B_k \times B_j$
jj	A[i][k]	$8 \times N \times B_j + 8 \times N \times N + 8 \times N \times B_j$





	Gene	rated ⁻	Tile Si	zes	
	corcol	covcol	dct	matmul	tce
default tiling	[105,105,220]	[90,90,240]	[56,56,320]	[60,60,272]	[5,5,5,5,36]
defensiveness=1	[56,56,160]	[60,60,204]	[32,32,280]	[36,36,224]	[6,6,6,6,25]
defensiveness=2	[42,42,126]	[50,50,168]	[26,26,231]	[30,30,180]	[6,6,6,6,25]
defensiveness=4	[20,20,91]	[40,40,136]	[21,21,182]	[25,25,136]	[6,6,6,6,18]
defensiveness=8	[20,20,91]	[30,30,104]	[17,17,144]	[20,20,105]	[5,5,5,5,15]
	Table 2: '	Tile sizes gene	rated by Open6	54	







Compa	rison with Qo	S-Compile
	Defensive Tiling	QoS-Compile [Tang et al. CGO'12]
Targeted Program	Loop-based	General
Analysis	Static	Profiling
Transformation Level	Compiler IR	Binary
Mechanism	Reordering computation, defensive	Inserting no-ops, communal
Effect	Reduce interference	Transfer interference















Comparison with SGI Compiler

programs	L2 n	nisses		TLB m	isses		Speedup
	NoOpt	SGI	New	NoOpt	SGI	New	over SGI
Moldyn	1.00	0.99	0.19	1.00	0.77	0.10	3.02
Mesh	1.00	1.34	0.39	1.00	0.57	0.57	1.20
Magi	1.00	1.25	0.76	1.00	1.00	0.36	1.47
NAS/CG	1.00	0.95	0.15	1.00	0.97	0.03	4.36
Average	1.00	1.13	0.37	1.00	0.83	0.27	2.51

Chen Ding, DragonStar lecture, ICT 2008

Dynamic Locality Improvement

Other studies

- inspector-executor [Das+ ASM'92]
- run-time dependence testing [Pugh&Wonnacott Maryland'94, Rauchwerger+ ICS'95, Strout+ PLDI'03]
- graph partitioning [Al-Furaih&Ranka IPDPS'98, Han&Tseng LCR'00]
- bucket partitioning [Mitchell+ PACT'99]
- space-filling curve ordering [Mellor-Crummey+ ICS'99]
- sparse tiling [Strout+ PLDI'03]
- Mellor-Crummey et al. and Strout et al. found consecutive data packing most effective

79

Chen Ding, DragonStar lecture, ICT 2008

Improving the Computational Intensity of Unstructured Mesh Applications

Brian S. White, Sally A. McKee Computer Systems Lab Cornell University Bronis R. de Supinski, Brian Miller, Daniel Quinlan, Martin Schulz Center for Applied Scientific Computing Lawrence Livermore National Laboratory

80

Unstructured Mesh

- Library consisting 282 files and 68K lines of C++
 published in International Conf. on Supercomputing '05
- Data placement improves prefetching
 - a mesh object larger than a cache block
 - consecutive packing [DK PLDI'99] improves useful prefetches by 30% and reduce load latency from 3.2 to 2.8 cycles
- Not all misses are equal
 - iteration blocking reduces memory loads by 20% but interferes with hardware prefetching

81

load latency rose to 4.4 cycles

Chen Ding, DragonStar lecture, ICT 2008

Streamlining GPU Computations On the Fly

Xipeng Shen

The College of William and Mary













































Step 1: Discover future accesses to data

Static analysis.

Profiling.

Runtime monitoring.

This work:

Even if future accesses are known exactly, Step 2 (placing data optimally) is extremely difficult.

Petrank, Rawitz POPL 2002









Properties An Affinity Hierarchy w x w x u y z ... z y z y v x w w x ... Consistency • A unique partition of program data • $k = \infty$, affinity group {u, v, w, x, y, z} • a,b \in G and b,c \in G \Rightarrow a,c \in G • k = 3, affinity group {w, x, y, z}, {u}, and {v} Hierarchical structure • k = 1, affinity groups $\{w, x\}$, $\{y, z\}$, $\{u\}$, and $\{v\}$ • shorter link length \Rightarrow finer partition • k=0, affinity groups {w}, {x}, {y}, {z}, {u}, and {v} • $k = \infty \Rightarrow$ all data are in one group • k = 0 \Rightarrow each element is in one group • reducing $k \Rightarrow$ sharpening the focus • Data of the same group may be accessed in a Bounded volume distance different order with a different frequency • any element of G is accessed, all other elements will be • Affinity holds for the entire trace accessed within |G|*k elements Chen Ding, DragonStar lecture, ICT 2008 Chen Ding, DragonStar lecture, ICT 2008 130

Data Regrouping/Splitting

- Source-level data
 - \cdot arrays and structures account for data
- The layout of object fields
 - $\boldsymbol{\cdot}$ array allocation in Fortran orstructure allocation in $\boldsymbol{\mathcal{C}}$
 - \cdot neither is sensitive to the access pattern
- Array regrouping [Ding&Kennedy LCPC'99 JPDC'04]
 - compiler analysis
- Structure splitting [Chilimbi+ PLDI'99 '01, Rabbah&Palem TECS'03, Zhong+ PLDI'04]

131

- $\boldsymbol{\cdot}$ pointer and array based implementation
- safety, nested structures

Structure Splitting/Array Regrouping

Number of choices

- 7 fields, 210 layouts
- Swim has 14 arrays
 - 6 million possible layouts
- Different platforms/compilers
- Optimal data layout unreachable
 - Petrank & Rawitz, POPL 2001
- Affinity-based layout
 - ties or wins 97% cases against 7 methods
 - never loses more than 1% or 0.004 second
 - \cdot larger structures \Rightarrow larger improvements



Array Regrouping / Structure Splitting k%-dist. k=0.1% x%-dist. k=1% k-dist. k=256 Machines Programs Orig X-means Intel Swim 52.3 39.3 47.0 Pentium 4 Tomcatv 36.4 1.12X avg TSP 14.9 14.9 IBM Swim 26.5 26.0 23.5 Power 4 Tomcatv 20.7 1.05X avg TSP 40.3 • larger structures \Rightarrow larger improvements

 ties or wins 97% cases against 8 methods for 9 programs on two machines

135

• never loses more than 1% or 0.004 seconds

Chen Ding, DragonStar lecture, ICT 2008





Object-Level Partitioning

Qingda Lu1, Jiang Lin2, Xiaoning Ding1, Zhao Zhang2, Xiaodong Zhang1, P. Sadayappan1 ¹ Dept. of Computer Science and Engineering ²Dept. of Electrical and Computer Engineering The Ohio State University Iowa State University {luq,dingxn,zhang,saday}@cse.ohio-state.edu {linj, zzhang}@iastate.edu

[Lu et al. PACT 2009]

SCIENCE CHINA Information Sciences

· RESEARCH PAPERS ·

September 2011 Vol. 54 No. 9: 1769-1783 10.1007/s11432-01

ASLOP: A field-access affinity-based structure data layout optimizer

YAN JiaNian^{1*}, HE JiangZhou¹, CHEN WenGuang¹, YEW Pen-Chung² & ZHENG WeiMin¹

¹Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China;
²Department of Computer Science and Engineering, University of Minnesota at Twin-Cities, Minneapolis, MN 55455, USA

Received December 7, 2009; accepted April 15, 2010; published online May 31, 2011

tweight Profiler to Guide Array Regrouping

Xu Liu, Kamal Sharma, John Mellor-Crummey Department of Computer Science, Rice University Houston, TX, USA {xl10, kgs1, johnmc}@rice.edu

• LULESH [13], an application benchmark developed by Lawrence Livermore National Laboratory (LLNL), is an Arbitrary Lagrangian Eulerian code that solves the Sedov blast wave problem for one material in 3D. In this paper, we study a highly-tuned LULESH implementation written in C++ with OpenMP. We run LULESH with 48 threads on a $90 \times 90 \times 90$ threedimensional mesh.

2. Example Usage

As an example, consider the use of a hash table in a multi

threaded program. The simplest method to make this data

threaded program. The simplest method to make this data structure thread-safe is to use a single lock to guard access to the entire table. To increase the scalability one can use lock striping, where there are multiple locks on the table and each guards access to a portion of the hash buckets. Due to the nature of hashes, any program using this striped locking system and needs to access several keys will likely have to

System and needs to access several keys with needs have to contend for several locks. Rather than grouping buckets under a lock simply by position, we can assign buckets to a lock based on the affinity

information. This way, entries that are commonly accessed

together are protected by the same lock in order to reduce lock contention. If a large number of updates needed to be performed at once then the application can query for related entries and perform the updates for that group all at once

before proceeding to the next group.

Regrouping all of these 15 arrays into two groups suggested by ArrayTool yields a $1.25\times$ speedup for the whole LULESH program

Code Layout Optimization for Defensiveness and Politeness in Shared Cache

Pengcheng Li, Hao Luo, Chen Ding Department of Computer Science, University of Rochester Rochester, NY, US {pli, hluo, cding}@cs.rochester.edu

Ziang Hu, Handong Ye Futurewei Technologies Inc. Santa Clara, CA, US {ziang, hye}@huawei.com

Abstract—Code layout optimization seeks to reorganize the in-structions of a program to better utilize the cache. On multicore, parallel executions improve the throughput but may significantly increase the cache construin, because the or-un programs share the instruction cache if they run to-gether using simultaneous multi-threading (SMT). Most high-reformance aconsect to the thready of the the struction cache.

Programs share the instruction cache if they run to-gether using simultaneous multi-threading (SMT). Most high-performance processors today use SMT to turn a single phys-ical core into multiple logical cores. The first implementation in Intel Xeon showed that it adds less than 5% to the chip size and maximum power requirement and provides gains of up to 30% in performance [19]. BM machines have 4 SMT threads on a Power 7 core and will have 8 threads on Power 8. An extensive study on sequential, parallel and managed workloads found that SMT "delivers substantial energy savings" [7]. In an experiment which we will describe in more detail later, we found that 9 out of 29 SPEC CPU 2006 programs

[ICPP 2014]

Affinity-Based Hash Tables

Brian Gernhardt, Rahman Lavaee, and Chen Ding University of Rochester {gernhard, rlavaee, cding}@cs.rochester.edu

[MSPC 2014]

Summary

Computation locality

- reuse-driven loop fusion, hyper-graph cut
- many others (Prof. Yi's lectures)
- Data locality
 - Petrank-Rawitz hardness
 - reference affinity for hierarchical data layout
- Integrated solutions
 - computation fusion + data regrouping
 - space-filling curve ordering
 - algorithmic changes
- · Compiler optimization for shared cache
 - defensive tiling [Bao and Ding, CGO 2013]
 - compiling for defensiveness/politeness [Li et al., ICPP 2014]