多核共享缓存下的编程优化和正确性 Program Behavior in Shared Cache: Performance and Correctness

软硬件协同管理和优化缓存 Collaborative Cache Management and Optimization

丁晨 Chen Ding

美国纽约州私立罗切斯特大学

- 计算机科学系教授
- Professor University of Rochester

2014 DragonStar Course at University of Science and Technology of China

	时间	报告名称	报告人
	8:308:45	网络与信息安全	熊焰
	8:459:00	高性能计算实验室介绍	许胤龙
	9:009:15	多核异构平台下的软硬件协同优化与开发	顾乃杰
	9:159:30	无线网络与信息安全	黄刘生
	9:309:45	改变世界的超级计算机	安虹
	9:4510:00	机器学习与知识发现	陈恩红
	10:0010:15	"计算"之外	李曦
	10:1510:30	程序设计语言理论和可信软件	冯新宇
	10:30-10:45	5 基于多传感器数据融合的地下管网探测	陈欢欢
	10:45-11:0	0 知识与数据工程	岳丽华
	11:00-11:0	8 智能视频分析研究及应用	董兰芳



Euro-Par 2002 and Ph.D. Thesis Defense 2004

Reuse Distance-Based Cache Hint Selection

Kristof Beyls and Erik D'Hollander Ghent University

3

Beyls, D'Hollander





Cache Hints: What Cache control instructions are emerging in a number of architectures. HP-PlayDoh EPIC architecture provides 2 kinds of cache hints:







Reuse-distance based cache hint selection...

Reuse Distance	e (RD)	Cache	Hint		
RD < L1		C1			
L1 <= RD < L2		C2			
L2 <= RD < L3		C3			
L3 <= RD		C4			
L1	L2	L3	Cache size		
Beyls, D'Hollander					



















COOPERATIVE HARDWARE/SOFTWARE CACHING FOR NEXT-GENERATION MEMORY SYSTEMS

A Dissertation Presented by

ZHENLIN WANG

[王振林, 2004]

	Optimal Caching		
Can Collaborative Caching Be Optimal?	 Optimal cache management MIN by Belady, CACM 1966 OPT by Mattson et al., IBM SJ 1970 Improvements over LRU by large factors proportional to cache size in theory [Sleater&Tarjan, CACM 1985] up to a hundred times in simulation [Burger et al., ISCA 1996] Assuming no program rerodering Optimal ordering is NP-hard Computation fusion, Ding & Kennedy, JPDC 2004 Data layout, Petrank & Rawitz, POPL 2002 		

Optimal Collaborative Caching: Theory and Applications

Xiaoming Gu 08.15.2013

OPT Cache Replacement Policy

- Optimal
- The furthest reused data element is the victim when an eviction is needed
- Impossible for real hardware
- Previously only useful for studying the performance upper bound

4



Collaborative Caching

- Software provides cache hints to influence hardware cache management
- The term coined by Wang et al [PACT'02]
- Available cache hint interfaces in real hardware
 - Intel X86 & Itanium, IBM Power
- Previous works not aimed to be optimal

Outline

- Introduction
- Theory

7

10

Applications

New Cache Types and Formal Properties

- Three collaborative cache types
 - Trespass LRU cache [LCPC'08]
 - LRU-MRU cache [ISMM'11] 🔶
 - Priority LRU cache [ISMM'12]
- Two formal properties
 - Optimality
 - Inclusion

Inclusion Property

9

11

- A larger cache always contains the content of a smaller cache
 - Miss curve is non-increasing
 - Miss ratio can be simulated as a stack in one pass for all cache sizes
 - Stack distance exists





LRU-MRU Cache	Optimal Hint Insertion				
	Use forward OPT distance				
	 If distance > cache size => MRU 				
 Can be made optimal 	 Otherwise => LRU 				
 Inclusion property holds 	trace xyaxybxycxydxyexyfxygxyaxybxycxydxye				
 Two-page proof (pp. 41 42) 	OPT distance23-23-23-23-23-23-2323236237238				
 Stack distance exists 	Optimal hint (c=5) LLLLLLLLMLLMLLMLLMLLLLLLLLMLMLLMLLMLLML				
	LRU-MRU distance33-33-32-32-32-32-325334336327328				
	MRU accessessame misses asfwd OPT dis > cache sizeOPT (for c=5)				
14	15				

Theorem 1 Bypass LRU Is Optimal

• Proof by contradiction

- first z' that is hit in OPT but miss in BLRU
- · let z be the previous access to the same data d

Two cases

- z is a bypass access
 - z' cannot be cache hit in OPT
- · z is a normal access
- y exists that evicts d after z
- if OPT cache is not full, trivial
- · if cache is full
 - d is at the bottom -> all elems are brought in by normal accesses
 OPT and BLRU have same content before y
 - if d' in BLRU not OPT, d' has to be brought in by a bypass
 - OPT must evict some data x, then x has to be from a bypass

Non-optimal Uses

- LRU/MRU may mix in arbitrary ways
- Maybe not optimal
- Inclusion property still holds
 - Same two-page proof (pp. 41 -- 42)

18

17

• Stack distance exists

LRU-MRU Stack Distance

- Inclusion property traditionally requires a single priority list
- Two types of priorities
 - LRU and MRU data managed differently
- Solution --- combine two priorities
 - · LRU priority: the last access time
 - MRU priority: the negation of the last access time



- LRU priority: the last access time
- MRU priority: the negation of the last access time
- MRU data evicted before LRU data

16















	Collaborative Rationing [PACT 2014 poster]
On-going Studies	Thread 1 a b c a b c a b c
Cache Rationing	Hint Bit 0 1 0 1 0 1 0 1 0 1 0 Access Bit 1 0 1 0 1 0 1 0 1 0 Misses M M M M M
with Jacob Brock and Raj Parihar (ECE)	Thread 2 x y z x y z x y z Hint Bit 0 1 0 1 0 1 0 1 0 1 0
	Access Bit 101010101 Misses M M M M M M
	Two threads, each accessing three elements and using two-element cache. Best per thread and overall cache utilization 50% miss rate for each program 56



- Many techniques of non-LRU management

 - most are LRU-MRU variations
 collaborative caching coined by Wang et al. PACT 2002
- · LRU-MRU cache properties
 - optimality
 - inclusion
- Gu distance • Compiler cache hint insertion
 - Beyls and D'Hollander, JSA 2004